PIC18F13K50-I/P【PDF 62/285 页】IC PIC MCU FLASH 4KX16 20-PDIP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3873

58页 59页 60页 61页 [62页]63页 64页 65页 66页

2006 Microchip Technology Inc.

Preliminary

DS70178C-page 153

dsPIC30F1010/202X

14.0

I2C MODULE

The Inter-Integrated Circuit (I2C) module provides

complete hardware support for both Slave and Multi-

Master modes of the I2C serial communication

standard, with a 16-bit interface.

This module offers the following key features:

I2C interface supporting both Master and Slave

operation.

I2C Slave mode supports 7 and 10-bit address

I2C Master mode supports 7 and 10-bit address

I2C port allows bidirectional transfers between

master and slaves.

Serial clock synchronization for I2C port can be

used as a handshake mechanism to suspend and

resume serial transfer (SCLREL control).

I2C supports Multi-Master operation; detects bus

collision and will arbitrate accordingly.

14.1

Operating Function Description

The hardware fully implements all the master and slave

functions of the I2C Standard and Fast mode

specifications, as well as 7 and 10-bit addressing.

Thus, the I2C module can operate either as a slave or

a master on an I2C bus.

14.1.1

VARIOUS I2C MODES

The following types of I2C operation are supported:

I2C Slave operation with 7 or 10-bit address

I2C Master operation with 7 or 10-bit address

See the I2C programmer’s model in Figure 14-1.

14.1.2

PIN CONFIGURATION IN I2C MODE

I2C has a 2-pin interface; pin SCL is clock and pin SDA

is data.

FIGURE 14-1:

PROGRAMMER’S MODEL

14.1.3

I2C REGISTERS

I2CCON and I2CSTAT are Control and Status regis-

ters, respectively. The I2CCON register is readable and

writable. The lower 6 bits of I2CSTAT are read-only.

The remaining bits of the I2CSTAT are read/write.

I2CRSR is the shift register used for shifting data,

whereas I2CRCV is the buffer register to which data

bytes are written, or from which data bytes are read.

I2CRCV is the receive buffer, as shown in Figure 16-1.

I2CTRN is the transmit register to which bytes are writ-

ten during a transmit operation, as shown in Figure 16-2.

The I2CADD register holds the slave address. A status

bit, ADD10, indicates 10-bit Address mode. The

I2CBRG acts as the Baud Rate Generator (BRG)

reload value.

In receive operations, I2CRSR and I2CRCV together

form a double-buffered receiver. When I2CRSR

receives a complete byte, it is transferred to I2CRCV

and

interrupt

pulse

generated.

During

transmission, the I2CTRN is not double-buffered.

Note: This data sheet summarizes features of this group

of dsPIC30F devices and is not intended to be a complete

reference source. For more information on the CPU,

peripherals, register descriptions and general device

functionality, refer to the “dsPIC30F Family Reference

Manual” (DS70046).

bit 7

bit 0

I2CRCV (8 bits)

bit 7

bit 0

I2CTRN (8 bits)

bit 8

bit 0

I2CBRG (9 bits)

bit 15

bit 0

I2CCON (16 bits)

bit 15

bit 0

I2CSTAT (16 bits)

bit 9

bit 0

I2CADD (10 bits)

Note:

Following a Restart condition in 10-bit

mode, the user only needs to match the

first 7-bit address.

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式